


Rec'd PCT/PTO 16 DEC 2004
PCT/1B 03 / 02738
12.06.03 #2



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets



Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02077452.7

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk



Anmeldung Nr:
Application no.: 02077452.7
Demande no:

Anmeldetag:
Date of filing: 20.06.02
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Koninklijke Philips Electronics N.V.
Groenewoudseweg 1
5621 BA Eindhoven
PAYS-BAS

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

Conductive spacers extended floating gates

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

H01L/

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

Conductive spacers extended floating gates

EPO - DG 1

20. 06. 2002

(65)

The present invention relates to a method for forming a floating gate (FG) extended with conductive spacers, usable for manufacturing of ultra high density non-volatile memories (NVM) as well as semiconductor devices using the extended floating gate. Some examples of NVMs include an EPROM, an EEPROM and a flash memory cell.

5 NVMs are used in a wide variety of commercial and military electronic devices and equipment, such as e.g. hand-held telephones, radios and digital cameras. The market for these electronic devices continues to demand devices with a lower voltage, lower power consumption and a decreased chip size.

Flash memories or flash memory cells comprise a MOSFET with a (or a
10 plurality of) floating gate(s) between a control gate and a channel region, the floating gate(s) and the control gate being separated by a thin dielectric layer. With the improvement of fabrication technologies, the floating gate size and the space between floating gates has been reduced to sub-micrometer scale. These devices are basically miniature EEPROM cells in which electrons (or holes) are injected through an oxide barrier in a floating gate. Charges
15 stored in the floating gate modify the device threshold voltage. In this way, data is stored. The control gate controls the floating gate. The floating-gate to control-gate coupling ratio, which is related to the areal overlap between the floating gate and the control gate, affects the read/write speed of the flash memory. Furthermore, the better the coupling ratio, the more the required operation voltage of the memory cell can be reduced.

20 Stacked gate technology is applied in the fabrication of modern non-volatile memory (NVM) cells with very high density, as shown in Fig. 1. In a stacked gate technology, the control gate (CG) 2 and the floating gate (FG) 4 are etched in a self-aligned manner in one and the same patterning step, resulting in zero overlap of the CG 2 over the FG 4 in the direction of the active area 6. This is shown in Fig. 2, which is a cross-section in
25 the direction X-X' of one of the NVM cells represented in Fig. 1. Fig. 3 shows a cross-section in the direction Y-Y' of the NVM cell represented in Fig. 1. It is shown that FGs 4 are located apart from each other to assure isolation of the FGs 4 in the Y-Y' direction. This is achieved by etching FG slits 8 in the bottom polysilicon gate prior to depositing an interpoly dielectric (IPD) 10 and a CG polysilicon layer 12. The slits 8 can either be

continuous lines or separated small slits. In both cases fence leakage occurs: with continuous slit lines, leakage is observed between FGs in the X-X' direction, and with separated slits, leakage is observed between FGs in the X-X' direction and in the Y-Y' direction.

The contribution of the potential on the CG, V_{CG} , to the potential on the FG, V_{FG} , in a non-volatile memory (NVM) cell, is determined by the FG to CG coupling ratio, α_{FC} :

$$V_{FG} = \alpha_{FC} \times V_{CG}$$

The FG to CG coupling ratio is determined by:

$$\alpha_{\text{FC}} = C_{\text{FC}} / C_{\text{tot}}$$

10 where C_{FC} is the capacitance between FG and CG, and C_{tot} is the total capacitance of the FG.

In order to achieve maximum FG to CG coupling, the capacitance C_{FC} between FG and CG must be maximized, and/or the total capacitance of the FG must be minimized.

One solution for improving the floating gate to control gate coupling ratio is to increase the dimensions of the floating gate, thus increasing the overlap area of the CG over the FG in the Y-Y' direction as in Fig. 1a, so as to increase the capacitance C_{FC} . This, however, limits the ability to reduce the cell size and thus impedes device density improvements. Maximum density requires minimum spaces between FGs, or thus minimum slits 8. Slit dimensions are limited by lithographic processes used in manufacturing the gate stacks.

It is known from US-6214667 to make small slits by using nitride (Si_3N_4) spacers. In this technique, slits are etched in a (relative thick) nitride layer on top of the FGs. Next, nitride sidewall spacers are formed. The nitride layer including spacers functions as a hard mask for the FG slit etch. A disadvantage of this method is the removal of the nitride, for example with H_3PO_4 phosphoric acid that etches (especially doped) polysilicon. This requires a trade-off between leaving behind nitride residues and causing a rough FG surface. Both situations will lead to IPD reliability problems. Furthermore, sharp FG edges are obtained, reducing the IPD reliability still more.

Another method is basically used to prevent poor tunnel oxide edges. US-6130129 describes how to increase the FG to CG coupling ratio by reducing the total FG coverage. In this document this is achieved by positioning self-aligned FGs at leading edges.

substrate self-aligned with the FGs. The trenches are filled up with an isolating oxide. This oxide reaches above the substrate surface covering a part of the FG polysilicon sidewalls. This causes some loss in the FG to CG capacitance. The spacers formed in US-6130129 have only a limited height, reducing the FG to CG capacitance. When applied in a stacked gate technology, preventing fence leakage is difficult for these low spacers, as they contain only a minor part that is straight in a direction perpendicular to the substrate. Furthermore, the processing described is rather complex and difficult to embed in logic CMOS processes.

10 It is an object of the present invention to provide a method of forming a spacer-extended FG with an improved (higher) FG to CG coupling ratio, which is reliable and can be embedded in logic CMOS processes.

It is a further object of the present invention to provide a semiconductor device having a spacer-extended FG with an improved (higher) FG to CG coupling ratio, which is reliable and can be embedded in logic CMOS processes.

15 The present invention describes a conductive spacer-extended FG manufacturing method and device that offers the possibility to scale NVM cells towards deep sub-micron dimensions, while maintaining high reliability and FG to CG coupling.

The present invention provides a method for manufacturing on a substrate a semiconductor device with a floating gate (FG) and a control gate (CG). The method comprises the steps of: first forming isolation zones in the substrate, thereafter forming a floating gate on the substrate between two isolation zones, thereafter extending the floating gate using conductive spacers, and thereafter forming a control gate over the floating gate and the conductive spacers. The isolation zones may be shallow trench isolation (STI) zones, or locally oxidized semiconductor (LOCOS) regions.

20 With the method of the present invention, the overlapping area between the FG and the CG is increased without increase in the cell size, by a portion of the CG situated above the sidewall spacers. Furthermore, the distance between FGs can be shorter than the feature size, which is the size allowed by the underlying photolithography technology used. Therefore improved non-volatile memories such as flash memories can be manufactured with the method of the present invention, using currently available photolithography technology.

30 According to an embodiment of the present invention, the floating gate is formed by providing the floating gate on the substrate, the floating gate having two opposite walls located above the isolation zones, and forming a recess in the isolation zones under the

opposite walls of the floating gate. This may be done by depositing a floating gate layer and forming slits in the floating gate layer, thus forming the opposite walls of the floating gate.

The step of extending the floating gate may comprise depositing a conductive layer on the opposite walls of the floating gate and on the walls of the recess in the isolation zones.

The step of depositing a conductive layer on the opposite walls of the floating gate and on the walls of the recesses in the isolation zones may comprise depositing a conductive layer over the floating gate and in the recesses in the isolation zones, and etching the conductive layer.

The method may further comprise a step of forming a dielectric layer on the floating gate and on the conductive spacers before forming the control gate.

The method may also comprise a step of providing a tunnel oxide between the semiconductor substrate and the floating gate.

A recess in an isolation zone may be formed by etching.

The step of forming the control gate may comprise the steps of depositing a control gate layer, and patterning the control gate layer to form the control gate.

The conductive spacers may be polysilicon spacers.

The present invention also provides a semiconductor device with a floating gate and a control gate. It comprises a substrate with a planar surface. Two isolation zones are present in the substrate in the planar surface. A floating gate having two side walls extending vertically with respect to the planar surface of the substrate is present on the substrate between two isolation zones, the walls having a height as measured from the planar surface. Conductive spacers extend the floating gate from each wall laterally with respect to the planar surface, and they extend vertically with respect to the planar surface at least over the height of the floating gate side walls. A control gate extends laterally with respect to the planar surface over the floating gate and the conductive spacers.

The conductive spacers furthermore extend vertically with respect to the planar surface over a supplementary height in a recess in the isolation zones. The supplementary height of the conductive spacers increases the effective coupling of the FG to the CG.

In an array of semiconductor devices according to the present invention, there may be a sub-lithographic slit between floating gates of adjacent semiconductor devices, i.e. a space in between adjacent floating gates which is smaller than the minimal dimension

defined by the lithographic process used. This enhances the floating gate to control gate coupling ratio.

The present invention also provides a non-volatile memory including a semiconductor device according to the present invention. The non-volatile memory may be a flash memory or EEPROM.

Fig. 1 shows a top view of a layout of a plurality of NVM cells according to the prior art, with the CG partly removed.

Fig. 2 shows a cross-section of a prior art NVM cell, according to line X-X' in Fig. 1.

Fig. 3 shows a cross-section of a prior art NVM cell, according to line Y-Y' in Fig. 1.

Fig. 4 is a cross-section of a substrate provided with isolation zones.

Fig. 5 is a cross-section after FG polysilicon and stopping layer deposition.

Fig. 6 is a cross-section after FG slit etch prior to resist strip.

Fig. 7 is a cross-section of FG slit after resist strip and additional polysilicon layer deposition.

Fig. 8 is a cross-section of FG slit after polysilicon spacer etch. Polysilicon spacers form extensions of the FGs.

Fig. 9 is a cross-section of FG slit after IPD and CG polysilicon deposition.

Fig. 10 is a cross-section as in Fig. 9, showing dimensions of different parts.

Fig. 11 shows a general FG / IPD / CG stack.

Fig. 12 illustrates a detail of Fig. 11, the IPD being formed by a deposited bottom oxide.

Fig. 13 illustrates a detail of Fig. 11, the IPD being formed by a furnace oxidized bottom oxide.

Fig. 14 illustrates a detail of Fig. 11, where the IPD is formed on a spacers extended FG.

Fig. 15 shows a cross-section of a prior art NVM cell after poor FG slit etch (no straight part), according to line Ys-Ys' in Fig. 1.

Fig. 16 shows a cross-section of a prior art NVM cell after IPD and CG polysilicon deposition, according to line Ys-Ys' in Fig. 1.

Fig. 17 shows a cross-section of a prior art NVM cell after CG etch, according to line Ys-Ys' in Fig. 1.

5 The present invention will be described with reference to certain embodiments and drawings but the present invention is not limited thereto but only by the attached claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn on scale for illustrative purposes. Where the term "comprising" is used in the present description and claims, it does not
10 exclude other elements or steps. Where an indefinite or definite article is used when referring to a singular noun e.g. "a" or "an", "the", this includes a plural of that noun unless something else is specifically stated.

 According to the present invention, in a first step, a substrate 20 or a well in a substrate is provided. In embodiments of the present invention, the term "substrate" may
15 include any underlying material or materials that may be used, or upon which a device, a circuit or an epitaxial layer may be formed. In other alternative embodiments, this "substrate" may include a semiconductor substrate such as e.g. a doped silicon, a gallium arsenide (GaAs), a gallium arsenide phosphide (GaAsP), a germanium (Ge), or a silicon germanium (SiGe) substrate. The "substrate" may include for example, an insulating layer such as a SiO₂
20 or an Si₃N₄ layer in addition to a semiconductor substrate portion. Thus, the term substrate also includes silicon-on-glass, silicon-on sapphire substrates. The term "substrate" is thus used to define generally the elements for layers that underlie a layer or portions of interest. Also, the "substrate" may be any other base on which a layer is formed, for example a glass or metal layer. In the following processing will mainly be described with reference to silicon
25 processing but the skilled person will appreciate that the present invention may be implemented based on other semiconductor material systems and that the skilled person can select suitable materials as equivalents of the dielectric and conductive materials described below.

 As shown in Fig. 4, in the Y-Y' direction (as defined in Fig. 1), this well or
30 substrate 20 has a surface and is provided with shallow trench isolation (STI) zones 22 or thermally grown field oxide (LOCOS) regions, in order to isolate subsequent (as seen in the Y-Y' direction) memory cells from each other. Between two STI or LOCOS isolation zones 22, the remaining substrate 20 will form an active area 24.

STI isolation zones 22 may be formed by initially creating a shallow trench in semiconductor substrate 20, e.g. by a conventional photolithographic and anisotropic dry etch process such as a reactive ion etching (RIE) procedure, using e.g. Cl_2 as etchant. The shallow trench is created to a depth of for example between about 200 to 600 nm in the semiconductor substrate 20. After removal of the photoresist pattern, used for shallow trench definition, by plasma oxygen ashing and careful wet cleans, a silicon oxide layer is deposited, for example by a low pressure chemical vapor deposition (LPCVD) procedures or by a plasma enhanced chemical vapor deposition (PECVD) procedure, to a thickness between about 300 to 1500 nm. The shallow trenches are thus completely filled. Removal of the silicon oxide from regions other than inside the shallow trenches is accomplished using either a chemical mechanical polishing (CMP) procedure, or via a RIE procedure using a suitable etchant, resulting in insulator filled STI regions 22.

If instead of STI zones 22, LOCOS regions are used, they may be formed via initially forming an oxidation resistant mask, such as silicon nitride, then exposing regions of the semiconductor substrate not protected by the silicon nitride masking pattern, to a thermal oxidation procedure. LOCOS regions are thus created at a thickness equal to the depth of STI regions. After formation of the LOCOS region, the oxidation resistant mask is removed.

STI zones are preferred over LOCOS regions as they can be formed in a smaller dimension than that of the LOCOS regions, which allows the reduction of the cell dimensions, so that cell density can be increased. Therefore, in the following description, only STI zones are further considered, but it should be understood that the present invention includes the process steps described below carried out with LOCOS regions.

As shown in Fig. 5, on top of the substrate 20 provided with STI zones 22, a tunnel oxide (Tox) layer 26, comprising silicon dioxide, is formed, preferably by thermally growing it in an oxygen-steam ambient, at a temperature between about 600 to 1000°C, to a thickness between about 6 to 15 nm. Alternatively Rapid Thermal Oxidation (RTO) with in-situ steam generation (ISSG) can be used to obtain the tunnel oxide layer 26.

On top of the tunnel oxide 26, a first polysilicon layer 28 with thickness t_{FG} is deposited, which will later on form the FG. The deposition of the first polysilicon layer is preferably done by a CVD procedure, to a thickness between about 50 to 400 nm. Doping of the polysilicon layer 28 is either accomplished in situ, during deposition, e.g. via the addition of arsine or phosphine to a silane ambient, or via an ion implantation procedure, using for example arsenic, phosphorous or boron ions applied to an intrinsic polysilicon layer.

On top of the first polysilicon layer 28, a stopping layer 30 is deposited, for example consisting of an insulating layer such as SiO_2 .

This is shown in Fig. 5. The stopping layer 30 functions as stopping layer for a subsequent spacer etching step, and as screening layer for possible FG implantations.

5 FG slits 32 are patterned by a common exposure step. A resist layer 34 is applied on top of the stopping layer 30 and some parts thereof (depending on the desired pattern) are exposed. Subsequently, the non-exposed parts (or the exposed parts, depending on the kind of resist used) are washed away, leaving behind a certain pattern of resist, allowing layers not covered by the remaining resist layer to be etched away. The etch
10 comprises a breakthrough (BT) step to etch through the stopping layer 30, followed by a polysilicon main etch through the first polysilicon layer 28, stopping on the STI 22. Next an oxide etch is performed forming a recess with depth d in the STI 22. This is shown in Fig. 6. Fig. 6 shows the situation after the oxide etch. The situation represented refers to the case with zero etch bias (and thus with edges perpendicular to the substrate surface). The etch bias
15 is defined by:

$$\text{etch bias} = L_CD - E_CD.$$

Before removing the remainder of the resist layer 34, possible polymers and native oxide is removed from the FG sidewalls 36. Next the resist 34 is removed, e.g. via plasma oxygen ashing and careful wet cleans, leaving behind the stopping layer 30.

20 Preferably in a time critical sequence avoiding re-oxidation of FG sidewalls 36, succeeding a pre-clean, an additional polysilicon layer 38 with thickness t_{sp} is deposited, as shown in Fig. 7, over the stopping layer 30 and in the slit 32. Preferably the polysilicon layer 38 is in-situ doped with the same dopant as the first polysilicon layer 28.

Thereafter, polysilicon spacers 40 are anisotropically etched, using the
25 stopping layer 30 and STI 22 for end point detection of the main etch. The polysilicon spacers 40 will function as extensions of the FGs, thus narrowing the FG slit 32, as shown in Fig. 8. The dimensions L_CD , etch bias, E_CD and t_{sp} determine the final critical dimensions (CD) of the slit (FGS_CD):

$$E_CD = L_CD - \text{etch bias}$$

$$30 \quad \text{FGS_CD} = E_CD - 2 * t_{sp} = L_CD - \text{etch bias} - 2 * t_{sp}$$

After removing the stopping layer 30, an interpoly dielectric (IPD) 42 is formed, see Fig. 9.

The IPD 42 preferably comprises a plurality of insulating materials, e.g. an Oxide Nitride (Oxide Nitride) layer, and may be formed or grown by conventional techniques. An OXN layer

preferably comprises successive layers of silicon dioxide, silicon nitride and silicon dioxide. The total dielectric thickness of the ONO layer generally is between about 10 to 50 nm.

After forming the IPD layer 42, CG polysilicon 44 is deposited (preferably in situ doped), as shown in Fig. 9. The deposition of the CG polysilicon layer 44 may be done
5 by LPCVD procedures, to a thickness between about 50 to 400 nm. Doping of the CG polysilicon layer 44 is either accomplished in situ, during deposition, via the addition of a suitable dopant impurity such as arsine or phosphine to a silane ambient, or via an ion implantation procedure, using such a dopant, e.g. arsenic, phosphorous or boron ions applied to an intrinsically polysilicon layer.

10 In a last step in the formation of a NVM according to the present invention, CGs are etched (not shown in the drawings).

Cell formation is finalized with processing as known by a person skilled in the art (e.g. source/drain formation, salicidation, etc.).

Preferably, the following parameters are optimized when implementing
15 spacers 40 for extending FGs in a process according to the present invention:

- FG thickness t_{FG} : the larger the FG thickness t_{FG} (i.e. the higher the FG), the more overlap area between FG and CG is created, and thus the larger the capacitance C_{FC} between FG and CG will be.

- L_{CD} : the smaller L_{CD} , the smaller the width of the slit 32, the higher the
20 FG to CG coupling ratio. L_{CD} is limited by photo-lithographic means.

- E_{CD} : The larger E_{CD} , i.e. the more the bottom part of the FG is etched straight, the less fence leakage will occur. Remaining fences, consisting of IPD (e.g. ONO), occur due to the IPD deposition after etching slits in the FG polysilicon and succeeding CG patterning. When the profile of the slits 60 etched in the first polysilicon layer 62 is sloped or
25 shows irregularities (as shown in Fig. 15), then after IPD 64 formation and CG polysilicon 66 deposition (as shown in Fig. 16), IPD fences will mask the first polysilicon layer 62 during CG patterning. This causes polysilicon residues 68 next to the IPD fences 70, as shown in Fig. 17. These residues 68 short-circuit the FGs, causing leakage and lowering the circuit yield. Fence leakage can be prevented by etching the bottom part of the FG extremely
30 straight and perpendicular at the STI zone ($> 85^\circ$ angle with STI).

- Thickness of the additional polysilicon layer for forming the spacer, t_{sp} : the thicker the polysilicon layer forming the spacers 40, the smaller the width of the slit 32, and the higher the FG to CG coupling ratio.

- Depth d of the recess: the deeper the recess, the larger the FG to CG overlap area can be.

The height of the straight part of the FG is important as it determines the risk of fence leakage. The height of the straight part of the FG (perpendicular at STI) equals (see Fig. 10):

$$t_{FG} - t_{SP} + d$$

The spacers extended FG approach of the present invention has the following advantages:

- It is well compatible with common (embedded) NVM processes. No additional masks are required.

- A high packing density is feasible due to deep sub-micron slits (thus a small FG to FG distance) without reducing the litho and etch process window. Slit sizes are smaller than possible with currently available lithographic processes.

- High FG to CG coupling ratios are feasible due to small slits (small FG to FG distance).

- Electric fields over the IPD 42 are considerably lower for a spacers extended FG approach of the present invention than for prior art devices, as no sharp edges occur where field lines are dense. This is illustrated in Figs. 11 to 14. The circle 50 in Fig. 11 (corresponding to the circle 50 in Fig. 9) indicates which FG edge is considered in a FG /IPD / CG stack, and Fig. 12 to Fig. 14 show different possibilities for FG edges. Fig. 12 illustrates an IPD layer 52 in case the bottom oxide layer is deposited. There is a perfect step coverage, but there are sharp FG edges causing field enhancement. Fig. 13 shows an IPD layer 54 in case the bottom oxide is furnace oxidized. In this case, sharpening strongly depends on the oxidation conditions (temperature, time, ambient): dry is bad, wet is worse and rapid thermal oxidation (RTO) is best. Fig. 14 shows an oxide layer 42 in case of a spacers extended FG according to the present invention. This solution enhances reliability of the IPD 42 (breakdown probability is less) and data retention of the NVMs. Applying a spacers extended FG approach according to the present invention prevents IPD sharpening/thinning at the FG edges in case that part of the IPD is grown in a furnace.

- Fence leakage (leakage from FG to FG via residues next to ONO fences) can be completely prevented, thus causing a high yield.

- When applying manufacturable photo and etch processes, the final critical dimension of the FG 32 is determined by the thickness of a polycrystalline layer 32 and is

system is manufacturable. The control of the critical dimension of the deep sub-micron FG slits 32 is therefore no longer dependent on the FG slit photo and etch process but mainly depends on the control of the thickness of the polysilicon layer 38.

CLAIMS:

EPO - DG 1

20.06.2002

1. Method for manufacturing on a substrate a semiconductor device with a ⁽⁶⁵⁾ floating-gate and a control-gate, comprising the steps of:
- first forming isolation zones in the substrate,
 - thereafter forming a floating gate on the substrate between two isolation
 - 5 zones,
 - thereafter extending the floating gate using conductive spacers, and
 - thereafter forming a control gate over the floating gate and the conductive spacers.
- 10 2. Method according to claim 1, wherein the step of forming the floating gate comprises:
- providing the floating gate on the substrate, the floating gate having two opposite walls located above the isolation zones,
 - forming a recess in the isolation zones under the opposite walls of the
 - 15 floating gate.
3. Method according to claim 2, wherein the step of providing the floating gate, comprises:
- depositing a floating gate layer
 - 20 - forming slits in the floating gate layer, thus forming the opposite walls of the floating gate.
4. Method according to claim 2, wherein the step of extending the floating gate comprises depositing a conductive layer on the opposite walls of the floating gate and on the
- 25 walls of the recess in the isolation zones.
5. Method according to claim 4, wherein the step of depositing a conductive layer on the opposite walls of the floating gate and on the walls of the recesses in the isolation zones comprises:

- depositing a conductive layer over the floating gate and in the recesses in the isolation zones

- etching the conductive layer.

- 5 6. Method according to claim 1, further comprising a step of forming a dielectric layer on the floating gate and on the conductive spacers before forming the control gate.
7. Method according to claim 1, wherein the isolation zones are shallow trench isolation (STI) zones.
- 10 8. Method according to claim 1, wherein the isolation zones are LOCOS regions.
9. Method according to claim 2, wherein a recess in an isolation zone is formed by etching.
- 15 10. Method according to claim 1, comprising the step of providing a tunnel oxide between the semiconductor substrate and the floating gate.
11. Method according to claim 1, wherein the step of forming the control gate
20 comprises:
- depositing a control gate layer, and
- patterning the control gate layer to form the control gate.
12. Method according to claim 1, wherein the conductive spacers are polysilicon
25 spacers.
13. Semiconductor device with a floating-gate to control-gate coupling ratio, comprising:
- a substrate with a planar surface,
30 - two isolation zones in the substrate in the planar surface,
- a floating gate on the substrate between two isolation zones, the floating gate having two side walls extending vertically with respect to the planar surface of the substrate, the walls having a height as measured from the planar surface.

- conductive spacers extending the floating gate from each wall laterally with respect to the planar surface, the conductive spacers extending vertically with respect to the planar surface at least over the height of the floating gate side walls, and

5 - a control gate extending laterally with respect to the planar surface over the floating gate and the conductive spacers.

14. Semiconductor device according to claim 13, wherein the conductive spacers furthermore extend vertically with respect to the planar surface over a supplementary height in a recess below the surface.

10

15. An array of semiconductor devices of any of claims 13 or 14, wherein there is a sub-lithographic slit between floating gates of adjacent semiconductor devices.

16. A non-volatile memory including the semiconductor device according to any
15 of the claims 13 or 14.

17. The non-volatile memory according to claim 16, wherein the memory is a flash memory.

20 18. The non-volatile memory according to claim 16, wherein the memory is an EEPROM.

ABSTRACT:

EPO - DG 1

20.06.2002

(65)

A method for manufacturing on a substrate (24) a semiconductor device with improved floating-gate to control-gate coupling ratio is described. The method comprises the steps of first forming an isolation zone (22) in the substrate (24), thereafter forming the floating gate (28) on the substrate (24), thereafter extending the floating gate (28) using polysilicon spacers (40), and thereafter forming the control gate (44) over the floating gate (28) and the polysilicon spacers (40).

Such a semiconductor device may be used in flash memory cells or EEPROMs.

10 Fig. 10

1/7




FIG. 1




FIG. 2




FIG.3




FIG.4




FIG. 5




FIG. 6

4/7




FIG. 7






FIG. 8



6/7




FIG. 11




FIG. 12




FIG. 13



FIG. 14

7/7




FIG.15




FIG.16




FIG.17